There is 5 stages in a pipeline each taking one CPU cycle.

There is 5 stages in a pipeline each taking one CPU cycle. If the destination register of the lw instruction is the same as a source register for the succeeding R-Type instruction, the R-Type instruction is dependent on the lw instruction. This requires stalling. How many extra cycles does it take when a load instruction is followed by the dependent R-Type instruction? Explain.