Answered You can hire a professional tutor to get the answer.

# Assume a and b are two 61-bit integer. C is the result of multiplier, but the output must be 61 bits, instead of 122bits. So mod is needed.The output...

Assume a and b are two 61-bit integer. C is the result of multiplier, but the output must be 61 bits, instead of 122bits. So **mod** is needed.The output should be** c mod(2^61-1)**. how to use verilog to write a finite field pipelined multiplier?